Amazon cover image
Image from Amazon.com
Image from Google Jackets
Image from OpenLibrary

Computer architecture : a quantitative approach / John L. Hennessy, Stanford University, David A. Patterson, University of California, Berkeley.

By: Contributor(s): Material type: TextSeries: Gale eBooksPublisher: Cambridge, Massachusetts : Elsevier, [2019]Copyright date: �2019Edition: Sixth editionDescription: 1 online resource (1 volume (various pagings)) : illustrations (some color)Content type:
  • text
Media type:
  • computer
Carrier type:
  • online resource
ISBN:
  • 9780128119068
Subject(s): Additional physical formats: Print version:: Computer architecture.LOC classification:
  • QA76.9.A73 H46 2019
Online resources:
Contents:
ch. 1. Fundamental of quantitative design and analysis -- ch. 2. Memory hierarchy design -- ch. 3. Instruction-level parallelism and its exploitation -- ch. 4. Data-level parallelism in vector, SIMD, and GPU architecture -- ch. 5. Thread-level parallelism -- ch. 6. Warehouse-scale computers to exploit request-level and data-level parallelism -- ch. 7. Domain-specific architectures.
Summary: This book presents the latest developments in processor and system architecture, featuring examples from the RISC-V (RISC Five) instruction set architecture, a modern RISC instruction set developed and designed to be a free and openly adoptable standard. It also covers domain-specific architectures and warehouse-scale computing that features the first public information on Google's newest WSC.
Tags from this library: No tags from this library for this title.
Star ratings
    Average rating: 0.0 (0 votes)
Holdings
Cover image Item type Current library Home library Collection Shelving location Call number Materials specified Vol info URL Copy number Status Notes Date due Barcode Item holds Item hold queue priority Course reserves
E-Book E-Books Gale Available

Includes bibliographical references and index.

ch. 1. Fundamental of quantitative design and analysis -- ch. 2. Memory hierarchy design -- ch. 3. Instruction-level parallelism and its exploitation -- ch. 4. Data-level parallelism in vector, SIMD, and GPU architecture -- ch. 5. Thread-level parallelism -- ch. 6. Warehouse-scale computers to exploit request-level and data-level parallelism -- ch. 7. Domain-specific architectures.

This book presents the latest developments in processor and system architecture, featuring examples from the RISC-V (RISC Five) instruction set architecture, a modern RISC instruction set developed and designed to be a free and openly adoptable standard. It also covers domain-specific architectures and warehouse-scale computing that features the first public information on Google's newest WSC.

Description based on print version record.

There are no comments on this title.

to post a comment.

University of Rizal System
Email us at univlibservices@urs.edu.ph

Visit our Website www.urs.edu.ph/library